Welcome![Sign In][Sign Up]
Location:
Search - MPEG4 VHDL

Search list

[Multimedia programAVS_Source

Description: AVS--中国代替h264/mpeg4的编解码标准 官方源代码-AVS-- China h264/mpeg4 replace the standard codecs official source code
Platform: | Size: 372736 | Author: 闫乐敏 | Hits:

[Streaming Mpeg4SOPC_MPEG4_decorder_design

Description: 基于SOPC的MPEG4视频解码器的设计方案-Based on SOPC of MPEG4 video decoder design
Platform: | Size: 264192 | Author: 张贺 | Hits:

[VHDL-FPGA-VerilogDCT

Description: 用于视频图像编码的8×8DCT变换,可用于MPEG4.H263等VHDL编程-For video images encoded 8 × 8DCT transform, can be used to MPEG4.H263 such as VHDL Programming
Platform: | Size: 108544 | Author: zs | Hits:

[Graph programMpeg4

Description: Mpeg4编解码,好不容易在国外网站上找到的源代码-Mpeg4 codec, hard to find in the foreign site
Platform: | Size: 219136 | Author: 屈均伟 | Hits:

[Other2005-12-29_22-34-9_93

Description: 用VHDL实现dct.离散余弦变换(DCT)在图像编解码方面应用十分广泛,至今已被JPEG、MPEG1、MPEG2、MPEG4和H26x等国际标准所采用。由于其计算量较大,软件实现往往难以满足实时处理的要求,因而在很多实际应用中需要采用硬件设计的DCT处理电路来满足我们对处理速度的要求-Using VHDL implementation dct. Discrete cosine transform (DCT) in image decoding application of very extensive, has been JPEG, MPEG1, MPEG2, MPEG4, and H26x adopted international standards such as. Because of its large amount of calculation, software is often difficult to meet the requirements of real-time processing, which in many practical applications need to use the hardware design of the DCT processing circuits to meet the requirements of our processing
Platform: | Size: 3072 | Author: yangjing | Hits:

[VHDL-FPGA-VerilogAxi_mux

Description: The elements come from the necessity of creating generic modules, in the verification phase, for this widely used protocol. These primitives are presented as a not compiled library written in SystemC where interfaces are the core of the library. The definition of interfaces instead of generic modules let the user construct custom modules improving the resources spent during the verification phase as well as easily adapting his own modules to the AMBA 3 AXI protocol. As validation scenario, results obtained for an AXI bus connecting IDCT and other processing resources for MPEG4 video decoding are presented.
Platform: | Size: 41984 | Author: Paul Stephen | Hits:

[VHDL-FPGA-Verilogjpeg_mpeg_264_src

Description: 最完整的jpeg/mpeg4/h.264 verilog hdl 源码集合-The most complete collection of jpeg/mpeg4/h.264 verilog hdl source
Platform: | Size: 22415360 | Author: 何中求 | Hits:

CodeBus www.codebus.net